Manuscript Number : CSEIT1835177

High Performance Scalable Deep Learning Accelerator Unit on FPGA

Authors(2) :-V. Jhansi, Dr. Chandrasekhar

The deep learning network the size of the networks becomes increasingly large scale due to the demands of the practical applications .The DLAU architecture can be configured to operate different sizes of tile data to leverage the trade-offs between speedup and hardware costs. Consequently the FPGA based accelerator is more scalable to accommodate different machines. The DLAU includes three pipelined processing units, which can be reused for large scale neural networks. High performance implementation of deep learning neural network is maintain the low power cost and less delay .in this work is we are done the samples of network signals which attain data optimization, upgraded the speed.

Authors and Affiliations

V. Jhansi
M.Tech Student, Department of ECE, S.V. College of Engineering, Tirupati, India
Dr. Chandrasekhar
Professor, Department of ECE, S.V. College of Engineering,Tirupati, India

DLAU, Neural network ,Deep learning, Accelerator.

  1. LeCun, Y., Y. Bengio, and G. Hinton, Deep learning. Nature, 2015. 521: p. 436-444.
  2. Hauswald, J., et al. DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers. in ISCA 2015.
  3. Zhang, C., et al. Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks. in FPGA 2015.
  4. Thibodeau, P. Data centers are the new polluters. 2014 [cited 2015].
  5. Ly, D.L. and P. Chow, A high-performance FPGA architecture for restricted boltzmann machines, in FPGA 2009.
  6. Chen, T., et al., DianNao: a small-footprint high-throughput accelerator for ubiquitous machine-learning, in ASPLOS 2014. p. 269-284.
  7. Kim, S.K., et al. A highly scalable restricted Boltzmann machine FPGA implementation. in FPL 2009.

Publication Details

Published in : Volume 3 | Issue 5 | May-June 2018
Date of Publication : 2018-06-30
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 815-819
Manuscript Number : CSEIT1835177
Publisher : Technoscience Academy

ISSN : 2456-3307

Cite This Article :

V. Jhansi, Dr. Chandrasekhar, "High Performance Scalable Deep Learning Accelerator Unit on FPGA", International Journal of Scientific Research in Computer Science, Engineering and Information Technology (IJSRCSEIT), ISSN : 2456-3307, Volume 3, Issue 5, pp.815-819, May-June-2018. |          | BibTeX | RIS | CSV

Article Preview